Gaurav Yadav. Clock Gating Techniques for Power Optimization in PCIe TCP Header Generator Logic. Int. J. Sci. Res. Comput. Sci. Eng. Inf. Technol [Internet]. 2025 Mar. 25 [cited 2025 Aug. 1];11(2):2206-18. Available from: https://www.ijsrcseit.com/index.php/home/article/view/CSEIT23112584