Gaurav Yadav. “Clock Gating Techniques for Power Optimization in PCIe TCP Header Generator Logic”. International Journal of Scientific Research in Computer Science, Engineering and Information Technology 11, no. 2 (March 25, 2025): 2206–2218. Accessed August 1, 2025. https://www.ijsrcseit.com/index.php/home/article/view/CSEIT23112584.