Gaurav Yadav, “Clock Gating Techniques for Power Optimization in PCIe TCP Header Generator Logic”, Int. J. Sci. Res. Comput. Sci. Eng. Inf. Technol, vol. 11, no. 2, pp. 2206–2218, Mar. 2025, doi: 10.32628/CSEIT23112584.