Gaurav Yadav. 2025. “Clock Gating Techniques for Power Optimization in PCIe TCP Header Generator Logic”. International Journal of Scientific Research in Computer Science, Engineering and Information Technology 11 (2): 2206-18. https://doi.org/10.32628/CSEIT23112584.